In bus interconnection networks every bus provides a communication medium between a set of processors. These networks are modeled by hypergraphs where vertices represent the processors and edges represent the buses. We survey the results obtained on the construction methods that connect a large number of processors in a bus network with given maximum processor degree , maximum bus size r, and network diameter D. (In hypergraph terminology this problem is known as the ( ; D; r)-hypergraph problem.)
Introduction
A bus interconnection network is a collection of processing elements (processors) and communication elements (buses). The processors produce and/or consume messages and the buses provide communication channels to exchange messages among the processors. Every bus provides a communication link between two or more processors.
For practical reasons, a processor may only be connected to a limited number of buses (this number is known as the processor degree) and a bus may only connect a limited number of processors (this number is known as the bus size). Therefore, messages may have to be relayed by a number of intermediate processors before arriving at their destinations, and thus the message transmission time becomes a function of the distance (measured in terms of the number of buses traversed by a message) between processors. The maximum distance over all pairs of processors is the network diameter. Figure 1 depicts a bus network of degree 3, bus size 3, and diameter 1. For some other examples see Figure 2 .
Supported by the French GDR-PRC C 3 y On leave from Queen's University at Kingston, Canada For given upper bounds on the processor degree , bus size r, and network diameter D, the construction of bus networks with maximal number of processors is an important problem in the design of interconnection networks. Our aim is to survey the results obtained on this problem with an emphasis on the tools used in the construction. Other design parameters such as network reliability, symmetry properties, ease of message routing, balanced message tra c throughout the network, implementation issues (algorithms and architecture) should also be taken into consideration.
In the case of traditional point-to-point networks, where a link can connect only two processors (these networks are modelled by graphs) the aforementioned problem has been extensively studied in the literature. As a result, di erent families of networks with large number of processors for given degree and diameter have been proposed. (Surveys on this topic can be found in 6], 11], and 23] and also in the special issues 3], 41].)
Although considerably less studied, the construction of bus networks (r > 2) is receiving more interest due to the technological advances (see for example 43] ). In this paper, we survey the results obtained on the construction methods that connect a large number of processors in a bus network, given , D, and r. This paper is organized as follows: Section 2 deals with the undirected bus networks. In Section 2.1 we give the terminology of hypergraphs and de ne the ( ; D; r)-hypergraph problem. In Section 2.2, an upper bound on the number of vertices in the ( ; D; r)-hypergraphs (known as the Moore bound) is introduced and some general results concerning this bound are given. Section 2.3 is devoted to the case of diameter 1 in which there are in nitely many of ( ; D; r)-hypergraphs attaining the Moore bound. This case is a subject of study in the Combinatorial Design Theory. In Section 2.4 we survey the results in the case of degree 2, where the duality tools are helpful. In Section 2.5, we describe compound techniques to obtain large ( ; D; r)-hypergraphs. In Section 2.6, we survey various other families of bus networks proposed in the literature.
Section 3 deals with the directed bus networks. We give the terminology in Section 3.1. The Moore bound and the directed hypergraphs that attain it are the subject of Section 3.2. In Section 3.3 we give two in nite families of directed hypergraphs that approach the Moore bound asymptotically, and generalize the well-known de Bruijn and Kautz networks.
Design of Bus Networks
We use hypergraphs to represent the underlying topology of the bus interconnection networks. The vertices of the hypergraph correspond to the processors and the edges correspond to the buses. Recall that an (n; r; ) design on a set of n objects (called \points") is a collection of subsets (called \blocks") such that every block contains exactly r points and every pair of points belongs to exactly blocks. In fact, Moore geometries of diameter 1 are the (n; r; 1) designs:
( ; D
Proposition 2 n( ; 1; r) 1 + (r ? 1); and the equality is attained if and only if there exists an (n; r; 1) design.
Simple counting arguments show that n = mr in an (n; r; 1) design, where m is the number of blocks (edges). Fisher's inequality (cf. 42], p. 34) states that r in any (n; r; ) design with n > r points. If = r, the existence of a ( ; 1; r)-hypergraph depends on the existence of a (q 2 + q + 1; q + 1; 1) design, known as a projective plane of order q, with q = r ? 1. This was already pointed out by Mickunas 48] . It is well known that a projective plane exists when q is a prime power. It is also known by the Bruck-Ryser-Chowla theorem (cf. 42], p. 56) that a projective plane does not exist when q 1; 2 (mod 4), and q is not the sum of two integer squares (for example q = 6 or q = 14) . Figure 1 depicts the symmetric (7,3,1) design (also known as the Fano plane). In this gure the circles represent the points (vertices) and the lines represent the blocks (edges). 39] proved that this bound is asymptotically optimal.
Duality tools
The dual of a hypergraph H = (V(H); E(H)) is the hypergraph H = (V(H ); E(H )) where the vertices of H correspond to the edges of H, and the edges of H correspond to the vertices of H. A vertex e j is a member of an edge V i in H if and only if the vertex v i is a member of E j in H. Figure 2 shows some graphs and their dual hypergraphs. For example, we have n(1; 1; r) = r. If q = r?1 is a prime power, there exists a (r(r?1)+1; r; 1) design and in that case n(2; 3; r) r 3 ?r 2 +r. For these values of r, the result is better than the lower bound n(2; 3; r) 3 8 r 3 obtained in Theorem 6. Slight improvements can still be obtained (see 29] ). For instance, n(2; 1; r) = 3r=2 (for r even), and thus n(3; 3; r) 1 .) These techniques give the best known large hypergraphs of diameter two. For example they proved that n(3; 2; r) 28 9 r 2 if r 0 (mod 3) and n(4; 2; 1) 9 2 r 2 if r 0 (mod 4), and r 6 = 8; 24.
Various Families of Bus Networks
In this section we survey various direct constructions of bus networks. Some of these constructions apply only in particular cases such as maximum degree 2, or degree equal to the diameter. The Dual-bus hypercube 56] is derived from the spanning bus hypercube by removing some spanning buses so that every processor is connected only to two spanning buses. (Note that the term \dual" in this construction does not refer to the dual hypergraph of any graph, but it simply states the fact that every processor is connected to two buses.) The number of processors in this network is relatively small (of order r where D is the diameter, and and r always assume even values.
In Table 1 we list some properties of some of the networks discussed above, for comparison.
Directed Bus Networks
De Bruijn and Kautz bus networks are in fact obtained by extending the de nition of de Bruijn and Kautz digraphs to directed bus networks. In the directed bus networks the processors on a bus are divided into two, not necessarily disjoint, sets. The processors in one set can use the bus only to send messages while the processors in the other set can use the bus only to receive messages. Formally, we represent the directed bus networks with directed hypergraphs. Since the directed Moore hypergraphs exist only in a few cases, it is of interest to construct directed hypergraphs with a large number of vertices. In the following section we survey two families of directed hypergraphs that approach the Moore bound asymptotically.
De Bruijn and Kautz hypergraphs
De Bruijn and Kautz hypergraphs are the generalizations of de Bruijn digraphs and Kautz digraphs to directed hypergraphs. De Bruijn and Kautz digraphs can be de ned in at least three di erent ways (see 15]). These de nitions are based on (1) alphabets, (2) line digraph iterations on complete digraphs, and (3) arithmetical congruences.
In the same manner, de Bruijn hypergraphs can be de ned using three di erent de nitions as mentioned above, and Kautz hypergraphs can be de ned using the last two de nitions. Details of these de nitions can be found in 10]; here we will only mention some techniques used in the generalization.
To generalize the second de nition, a new notion was introduced 14]: The directed line hypergraph, L(H), of a directed hypergraph H has the following vertex set and hyperarc set:
The in-set and the out-set of a hyperarc (EvF) are, respectively, (EvF) ? = f(uEv) j u 2 E ? g and (EvF) + = f(vFu) j u 2 F + g: The arithmetical de nition lets us to de ne hypergraphs with properties similar to those of 
Conclusion
We hope to have shown to the reader how di erent tools of the theory of hypergraphs and directed hypergraphs can be helpful in the design of the large bus interconnection networks. There remains a lot to do on this topic in di erent ways. There are still studies on the tools developed, in particular for directed hypergraphs. One can also consider nding new large bus interconnection networks. However one of the promising areas will be to study the properties such as routing, communication, bus load, extension, algorithm construction, and implementation issues for the existing networks. An important problem in the implementation of the bus networks is the communication method used on the buses to resolve the con icts. There is a rich literature on this subject with performance evaluation of di erent models. We did not include this topic in the survey.
The nature of the data exchanges and the technology to be used in the implementation of the buses are very important issues in the design of bus interconnection networks. If the data exchanges are limited to certain permutations among the processors, solutions that do not cause con icts have been proposed in 45] and 33]. Recently, an implementation using ber optics, which realizes simultaneous broadcasting without con icts on the buses, has been proposed 43].
